Modeling Capacitor Derating in Power Integrity Simulation

   Abstract