Achieving Predictable Performance through Better Memory Controller Placement in Many-Core CMPs

   Abstract